Insights into the benefits of analog IP and challenges of analog IP integration.
Dive into our 'Guide to Analog IP,' an invaluable resource outlining the essentials of analog IP and analog IP integration. Uncover the principles of analog design and gain a greater understanding of what's required when buying and integrating analog IP.
Analog IP generally handles every feature on a chip that connects to the outside world, plus power management and clocking. Analog IP is a crucial part of every IC (Integrated Circuit) or SoC (System on Chip), but can be overlooked until late in the development schedule as it provides system control and management functions. Typical analog IP includes: Analog-to-Digital Converters (ADCs), Digital-to-Analog Converters (DACs), Power-On-Reset (POR), Low Drop-Out (LDO) regulators, Glitch detectors and Oscillators.
The main challenge with traditional analog IP is that it needs to be redesigned for every process, and often the correct configuration is not available off-the-shelf, and so manual work is required to fit the design to the application. If left late in the schedule, this can cause tapeout delays, or can prevent the final chip from working properly due to rushed IP delivery. In addition, as manual work is often required, this can substantially increase the cost of the analog IP, either upfront due to the engineering effort involved or later due to the die area implications to the chip.
Every chip requires some form of analog IP. Digital logic relies on a controlled supply voltage, a high-speed clock, and inputs from elsewhere on the PCB. All of these involve analog signals. Even digital interfaces such as DDR pads or Serdes involve primarily analog IP, as digital signals are just a two-state approximation of an analog system. Whereas with digital logic, this works effectively, when communicating off-chip, the inherently analog features of transmission lines - their inductance, resistance and capacitance - mean that the circuits need to be more complex to work effectively. This relies on analog design. As a result, every chip needs analog IP. Some can use the bare minimum - a reset controller, voltage monitor, clock generator and IO pad library. However, companies that integrate more IP can reduce the cost of their system very substantially.
Most real-life systems combine both analog and digital components to form a system - for example a voice-operated digital assistant contains a variety of CPUs, digital interconnect, memory and peripherals, all of which are digital. But it also contains multiple ADCs (for the various audio channels) and a DAC (for the loudspeaker output), an RF interface (for the Bluetooth and Wi-Fi signals), 10 different voltage regulators (to control the power supplies), PWM LED drivers (to drive the pulsing LEDs on the top), and a PMU (to control the main CPU voltage and startup sequence). All of these components are analog functions, and all of them are separate discrete devices in the system.
There are significant benefits to integrating additional analog IP into the main SoC. Most notable is cost - often a 10x reduction in analog component cost can be achieved by integrating analog IP. As for simple functions there is significant overhead in area for bond pads, packaging and logistics cost, which vanishes when analog IP is integrated. The other significant benefit is in supply chain logistics: reducing the number of external components eases the supply chain hassle associated with the system build. It also reduces the amount of second sourcing that needs to be arranged, which dramatically reduces the complexity of the supply chain.
When purchasing analog IP, there are both technical and non-technical factors to consider. The complexity of IP delivery is often underestimated: delivering a block from one company to another is harder than many people think. So it is important to assess not just the technical fit, but also the broader quality, support and commercial factors associated with buying IP.
There are a number of technical factors to consider when buying IP - some examples include:
There are many other technical factors associated with IP which should be evaluated. If there are any factors which do not meet the requirements, a judgement must be made on whether these need to be changed. Some changes, such as transistor types or the metal stack, appear simple, but these can be costly and can also add significant risk to a project, particularly in advanced node technologies.
There are a number of really significant non-technical factors to consider also:
These non-technical factors are often overlooked in the selection of IP, and yet should have equal weighting with the technical assessment. In particular, there are factors here that can have a very substantial impact on the risk associated with the IP, which can often be under-estimated in the selection of IP.
Although analog IP adds significant value to any SoC, there is evidence that analog IP is responsible for a number of IC re-spins and production issues. Most of these issues can be traced to the non-technical factors affecting the deliverable, rather than resulting from a poor specification or a simply infeasible architecture.
When reviewing analog IP, it is crucial to go beyond just the specifications, to understand as well the background to the IP, the current use patterns, the changes required, and whether it has been used on this process before - and to give these equal weighting to a set of technical parameters associated with the IP selection. In many situations, it is the interaction at this point - small technical changes that snowball into major engineering challenges - that causes inadvertent chip failures later in the production flow. At this point, the cost of a non-functional IP can run into the millions or tens of millions of dollars, depending on when it is detected.
The best way to understand the IP that is being purchased is to analyze its history: when it was produced, how recently it has been updated, what the terms would be for any modifications, whether the original engineers are still available, the quality and consistency of the documentation and deliverable package, and the knowledge of the support engineers. By reviewing all these aspects, purchasers can reduce the chances of production issues leading to costly re-spins.
Agile Analog has developed a unique technology which transforms the way analog designs are created and delivered. Using our technology, designs are created specifically for your application, based on your requirements using our latest rules-based AI design recipes. The design is optimized for your process, and our repeatable, systematic methodology enables us to recreate and modify your design with complete reassurance. For each of the key issues above, the Composa technology helps address these concerns:
Agile Analog is dedicated to delivering premium IP solutions through our innovative Composa > technology. Check out our Technical Benefits > and industry-leading IP Deliverables >
Get in touch to learn more about our commitment to providing customers across the globe with the highest quality semiconductor intellectual property.