agileCMP_LP
The agileCMP_LP is a comparator suitable for use in any low power system. It is designed to provide a flexible range of comparison voltages suitable for many sensor interface designs. The agileCMP_LP consists of a voltage reference generator and comparator set at different threshold levels for multi-level detection and the output is not latched.
Agile Analog designs are based on tried and tested architectures to ensure reliability and functionality. Our design methodology is programmatic, systematic and repeatable leading to analog IP that is more verifiable, more robust and more reliable. Our methodology also allows us to quickly re-target our IP to different process options. We support all the major foundries including TSMC, GlobalFoundries, Intel Foundry, Samsung Foundry, UMC and Other Foundries.
Active current: 2.20mA (typical) • Powered-down current: 9.8nA (typical) • Detection time: 2ms (typical) • Hysteresis: 16.5mV (typical) • Threshold step size: 56.25mV • Threshold accuracy: 4.5mV (max) • Silicon area: 0.013 mm2 in 16nm technology • PSRR: @f < 1MHz: 38.5dB (typical) • @f ≥ 1MHz: 27.9dB (typical)
Low IQ: Low current consumption for power sensitive applications • Sensor Interface: Multi-threshold comparison for optimal sensor interfacing
Block Diagram | Low Power Comparator | agileCMP_LP
Take a look at this selection of Agile Analog product and marketing related information. These press releases offer some interesting insights into our industry collaborations and product development work.
