Sleep Management Subsystem


Product icon for Sleep Management Subsystem

Product Overview

The agileSMU Subsystem is a low power integrated macro consisting of the essential IP blocks required to securely manage waking up a SoC from sleep mode. Typically containing a programmable oscillator for low frequency SoC operation including a RTC, a number of low power comparators which can be used to initiate the wake-up sequence, and a power-on-reset which provides a robust, start-up reset to the SoC.

Agile Analog designs are based on tried and tested architectures to ensure reliability and functionality. Our design methodology is programmatic, systematic and repeatable leading to analog IP that is more verifiable, more robust and more reliable. Our methodology also allows us to quickly re-target our IP to different process options. We support all the major foundries including TSMC, GlobalFoundries, Samsung Foundry and SMIC as well as other IC foundries and manufacturers.

Key Information


Start-up time: 10us • Assertion time: 5us (typ) • Configurable trigger thresholds • Programmable delay • Current consumption: 1.5uA (typ)


Programmable relaxation oscillator • Programmable relaxation oscillator • Frequency range: 32kHz to 20MHz • Trimmed accuracy: ±2%


Active current: 1.5μA • Programmable detection threshold • Optional hysteresis

agileSMU Subsystem

Industry standard digital interface • Configurable logic to control sequencing and monitoring • Fully integrated macro • Standard AMBA APB interface

Sleep Management Subsystem block diagram example

Block Diagram | Sleep Management Subsystem | agileSMU

Product Brief

Thank you for your enquiry.
One of our analog IP experts will be in contact shortly.
Oops! Something went wrong while submitting the form.

Related Information

Take a look at this selection of Agile Analog product and marketing related information. These press releases offer some interesting insights into our industry collaborations and product development work.


Agile Analog delivers first full always-on IP subsystem

March 12, 2024

Digitally wrapped analog IP subsystems launched

April 25, 2023

Agile Analog announces a new RC Oscillator IP

July 11, 2022
Contact Us >