With Agile Analog IP, you choose the features and specifications of the IP that we generate for you.
When you ask a standard analog IP supplier, ‘What IP have you got?’, they will show you a catalogue of IP products. Take it or leave it.
When you approach Agile Analog, we ask, ‘What IP do you want?’
Agile Analog’s COMPOSA methodology generates IP automatically according to the specifications and choices that you make for your application.
With standard analog IP, you get what you are given. With Agile Analog, it’s up to you.
You can optimise for speed, power, die area, sensitivity, precision, stability or any other parameter. The choice is yours.
Because Agile Analog’s COMPOSA methodology generates IP automatically, its outputs are verified and defect-free, unlike IP created by time challenged and all too human engineers.
The COMPOSA methodology is qualified by most of the world’s major foundries, and embeds the process development kits that they supply.
The IP is backed by the industry’s most comprehensive and rigorous set of test specifications, documentation, simulation outputs and verification models. So when you tape out your chip, one element that you will not have to worry about is the Agile Analog IP inside.
The COMPOSA methodology used to generate Agile Analog IP uses advanced design automation and applies artificial intelligence to create optimised IP from millions of IP ‘objects’. Once you have specified the IP you need, the process for generating, simulating, testing and verifying it is quick – typically it takes just four weeks.
So if your design parameters change, your Agile Analog IP can easily change as well. A change as substantial as a new process or node, or even a change of foundry, can easily be accommodated mid-design.
This means you enjoy design flexibility, and the comfort of knowing that when your chip design changes, your IP will change to fit it.